

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
15 July 2004 (15.07.2004)

PCT

(10) International Publication Number
WO 2004/059855 A1

(51) International Patent Classification⁷: **H04B 1/10**,
H03B 21/00, H03H 7/30

(21) International Application Number:
PCT/US2002/041396

(22) International Filing Date:
23 December 2002 (23.12.2002)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): **INTERNATIONAL BUSINESS MACHINES CORPORATION** [US/US]; New Orchard Road, Armonk, NY 10504 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **GANTI, Ramk-lshore** [IN/IN]; 140 Thatchers Court, Dripping Springs, TX 78620 (US). **ESHRAGHI, Arla** [US/US]; 1709 Acacia Bud Drive, Austin, TX 78733 (US).

(74) Agents: **ABATE, Joseph et al.**; 2070 Route 52, Hopewell Junction, NY 12533 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


— of inventorship (Rule 4.17(iv)) for US only

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **BANDPASS DELTA SIGMA TRUNCATOR AND METHOD OF TRUNCATING A MULTI-BIT DIGITAL SIGNAL**



(57) Abstract: A bandpass delta sigma truncator that truncates multi-bit digital input signals to digital output signals (24) having a selected number of the most significant data bits of the digital input signals and a method of truncating multi-bit digital signals. The remaining least significant data bits (3) of the input signals are (a) time delayed (26) by a period of time equal to the time between successive input signals and multiplied by a number (30) related to the ratio of a selected frequency to the frequency of the input signals and the results of the multiplication are added (32) to signs extensions (11) of the input signals, and (b) time delayed by a period of time equal to twice the time between successive input signals and after inversion (28) are added (32) to the sign extensions of the input signals.

WO 2004/059855 A1

BANDPASS DELTA SIGMA TRUNCATOR AND
METHOD OF TRUNCATING A MULTI-BIT DIGITAL SIGNAL
TECHNICAL FIELD

The present invention relates, in general, to radio frequency
5 transmission and, in particular, to a sigma delta truncator that reduces noise in
radio frequency transmissions by bit reduction of multi-bit digital signals and to a
method of truncating multi-bit digital signals to reduce noise.

BACKGROUND OF THE INVENTION

In a typical wireless system such as WCDMA, the baseband signal
10 processing must meet two main specifications: (1) the In-band Error Vector
Magnitude (EVM), and (2) the out-of-band Adjacent Channel Leakage Ratio
(ACLR) as well as other specifications. The limits imposed on both EVM and ACLR
are stringent.

For WCDMA applications, there is an in-band EVM specification for
15 the transmitter and an out-of-band ACLR specification at 5MHZ and 10MHZ.
Usually, there is strong filtering at 10MHZ which helps in reducing the 10MHZ
ACLR specification, but 5MHZ is so close to the signal band that the 5MHZ ACLR
specification is somewhat more difficult to meet. Because all of the blocks in the
transmit chain have an effect on meeting the ACLR specification, the effect of
20 each should be well below the specification for the overall specification of the
system to be met.

The ACLR specification at 5MHZ determines the number of bits
required in the digital-to-analog converter. For WCDMA applications, this number
is usually nine or ten bits. The other specifications, namely EVR and the 10MHZ
25 ACLR) usually can be satisfied with six bits.

SUMMARY OF THE INVENTION

The present invention is a bandpass delta sigma truncator that
effectively truncates the signals so that six bit digital-to-analog converters can be
used in the signal processing circuitry and the EVM and 5MHZ and 10MHZ ACLR
30 specifications are satisfied. This bandpass delta sigma truncator includes input
means for receiving a series of first multi-bit digital signals each having a number
of data bits and a first number of sign bits. Also included in this bandpass delta
sigma truncator are sign extending means for sign extending each of the first
multi-bit digital signals to a second multi-bit digital signal having the same
35 number of data bits as the number of data bits in the first multi-bit digital signals
and a second number of sign bits. A bandpass delta sigma truncator, constructed

in accordance with the present invention, further includes output means for supplying from a series of third multi-bit digital signals each individually associated with one of the second multi-bit digital signals and each having the same number of data bits as in an associated second multi-bit digital signal a series of fourth multi-bit digital signals each having a selected number of the most significant data bits of the third multi-bit digital signals and a series of fifth multi-bit digital signals each having the remaining number of the least significant data bits of the third multi-bit digital signals. Also included in this bandpass delta sigma truncator are means for delaying by a period of time equal to the time between successive first multi-bit digital signals each of the fifth multi-bit digital signals and delaying by a period of time equal to twice the time between successive first multi-bit digital signals each of the fifth multi-bit digital signals and inverting the fifth multi-bit digital signals that have been delayed by a period of time equal to twice the time between successive first multi-bit digital signals. Each of the fifth multi-bit digital signals delayed by a period of time equal to the time between successive first multi-bit digital signals is multiplied by a multiplier number related to the ratio of a selected frequency to the frequency of the first multi-bit digital signals to develop a series of sixth multi-bit digital signals having a number of data bits that is the product of the multiplier number and the number of data bits in the fifth multi-bit digital signals. A bandpass delta sigma truncator, constructed in accordance with the present invention, further includes summing means for adding to each second multi-bit digital signal a fifth multi-bit digital signal that has been delayed by a period of time equal to twice the time between successive first multi-bit digital signals and inverted and a sixth multi-bit digital signal to develop the series of third multi-bit digital signals.

A method for truncating a multi-bit digital signal in accordance with the present invention includes the steps of providing a series of first multi-bit digital signals each having a number of data bits and a first number of sign bits and sign extending each of the first multi-bit digital signals to a second multi-bit digital signal having the same number of data bits as the number of data bits in the first multi-bit digital signals and a second number of sign bits. This method also includes the step of adding to each second multi-bit digital signal to develop a series of third multi-bit digital signals each individually associated with one of the second multi-bit digital signals and each having the same number of data bits as in an associated second multi-bit digital signal a multi-bit digital signal that has been developed from a selected number of the least significant bits of the

third multi-bit digital signals and delayed by a period of time equal to twice the time between successive first multi-bit digital signals and inverted and a multi-bit digital signal that has been developed from the selected number of the least significant bits of the third multi-bit digital signals and delayed by a period of time equal to the time between successive first multi-bit digital signals and multiplied by a multiplier number related to the ratio of a selected frequency to the frequency of the first multi-bit digital signals. A series of fourth digital signals each having a selected number of the most significant data bits of the third multi-bit digital signals is developed from the third multi-bit digital signals.

10 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a bandpass delta sigma truncator constructed in accordance with the present invention.

Figure 2 shows the noise level of data of signals directly truncated to six bits.

15 Figure 3 shows the noise level of data truncated to six bits by a bandpass delta sigma truncator constructed in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring to Figure 1, a bandpass delta sigma truncator, constructed in accordance with the present invention, includes input means for receiving a series of first multi-bit digital signals each having a number of data bits and a first number of sign bits. Such means are represented by an input terminal 20 connected, for example, to a baseband processor (not shown) from which the series of first multi-bit digital signals are supplied.

25 The bandpass delta sigma truncator of the present invention also includes sign extending means for sign extending each of the first multi-bit digital signals to a second multi-bit digital signal having the same number of data bits as the number of data bits in the first multi-bit digital signals and a second number of sign bits. Such means can be a sign extender 22 of conventional construction and operation. As will become clear below, the sign extension function serves to detect overflow or underflow as the first multi-bit digital signals are modified in accordance with the present invention.

The Figure 1 bandpass delta sigma truncator further includes output means for supplying from a series of third multi-bit digital signals each individually associated with one of the second multi-bit digital signals and each having the same number of data bits as in an associated second multi-bit digital

signal a series of fourth multi-bit digital signals each having a selected number of the most significant data bits of the third multi-bit digital signals and a series of fifth multi-bit digital signals each having the remaining number of the least significant data bits of the third multi-bit digital signals. Such output means are represented by an output terminal 24 connected, for example, to a digital-to-analog converter (not shown) to which the fourth multi-bit digital signals are supplied. The manner in which the series of third multi-bit digital signals is developed is explained below.

Also included in the Figure 1 bandpass delta sigma truncator are means for delaying by a period of time equal to the time between successive first multi-bit digital signals each of the fifth multi-bit digital signals and delaying by a period of time equal to twice the time between successive first multi-bit digital signals each of the fifth multi-bit digital signals and inverting the fifth multi-bit digital signals that have been delayed by a period of time equal to twice the time between successive first multi-bit digital signals. For the embodiment of the invention being described, such means include a digital delay circuit 26 for delaying by a period of time equal to the time between successive first multi-bit digital signals each of the fifth multi-bit digital signals and a digital delay and inverter circuit 28 for additionally delaying by a period of time equal to the time between successive first multi-bit digital signals each of the fifth multi-bit digital signals delayed by digital delay circuit 26 and inverting the additionally delayed fifth multi-bit digital signals. Digital delay circuit 26 and digital delay and inverter circuit 28 can be of conventional construction and operation.

The Figure 1 bandpass delta sigma truncator further includes means for multiplying by a multiplier number related to the ratio of a selected frequency to the frequency of the first multi-bit digital signals each of the fifth multi-bit digital signals delayed by a period of time equal to the time between successive first multi-bit digital signals and developing a series of sixth multi-bit digital signals having a number of data bits that is the product of the multiplier number and the number of data bits in the fifth multi-bit digital signals. Specifically, each fifth multi-bit digital signal delayed by delay circuit 26 is multiplied by a multiplier 30 of conventional construction and operation.

A bandpass delta sigma truncator, constructed in accordance with the present invention, further includes summing means for adding to each second multi-bit digital signal delivered by sign extender 22 a fifth multi-bit digital signal that has been delayed by a period of time equal to twice the time between

successive first multi-bit digital signals and inverted and a sixth multi-bit digital signal to develop the series of third multi-bit digital signals. Such summing means can be a summing circuit 32 of conventional construction and operation.

5 A bandpass delta sigma truncator, constructed in accordance with the present invention, preferably includes means between summing circuit 32 and output terminal 24 for determining whether the value of the output of the summing circuit, namely the third multi-bit digital signal, is either greater than a first value or less than a second value. Such means can be an overflow/underflow detector 32 of conventional construction and operation.
10 Overflow/ underflow detector 34 serves to prevent the delta sigma truncator from becoming unstable.

As indicated above, for:

- (a) the 5MHZ ACLR specification, a ten bit digital-to-analog converter is required in the signal processing circuitry;
- 15 (b) the 10MHZ ACLR specification, a six bit digital-to-analog converter can be used in the signal processing because the signals can be truncated at a lowpass filter located downstream from the delta sigma truncator; and
- (c) the EVM specification, a six bit digital-to-analog converter
20 can be used in the signal processing.

In the preferred signal processing circuitry, the digital-to-analog converter is a six bit unit. Simply dropping the four least significant bits of each input ten bit digital signal results in six bit resolution which is inadequate for the 5MHZ ACLR specification that requires ten bit resolution.

25 For a selected WCDMA application of a bandpass delta sigma truncator, constructed in accordance with the present invention:

- (a) each first multi-bit digital signal supplied to input terminal 20 is a ten bit digital signal having nine data bits and one sign bit,
- (b) each second multi-bit digital signal developed by sign
30 extender 22 is an eleven bit digital signal having nine data bits and two sign bits,
- (c) each third multi-bit digital signal developed by summing circuit 32 is a nine bit digital signal having nine data bits,
- (d) each fourth multi-bit digital signal that is outputted from the bandpass delta sigma truncator is a six bit digital signal having six data bits,
- 35 (e) each fifth multi-bit digital signal delivered to digital delay circuit 26 is a three bit digital signal having three data bits,

- (f) each sixth multi-bit digital signal developed by multiplier 30 is a four bit digital signal having four data bits,
- (g) the multiplier number of multiplier 30 is 1.75,
- (h) the selected frequency is 5MHZ, and
- 5 (i) the frequency of the first multi-bit digital signals is 30MHZ.

The multiplier number of 1.75 is derived as follows. For zero noise shaping at 5MHZ and a sampling frequency of 60MHZ

$$10 \quad \frac{5\text{MHZ}}{60\text{MHZ}} = \frac{\cos 30^\circ}{\cos 360^\circ}$$

$$2 \cos 30^\circ = \sqrt{3} = 1.73$$

1.73 is approximately 1.75.

- 15 The 1.75 multiplication by multiplier 30 of the three bit digital signal delivered to the multiplier is accomplished by multiplying the three bit digital signal, subtracting the three bit digital signal, and dividing the result by four (bit shifting operation in digital operation):

$$20 \quad \frac{8 \text{ (three bit digital signal)} - \text{(three bit digital signal)}}{4} = \frac{7}{4} = 1.75$$

- 25 Overflow/underflow detector 34 detects an overflow when the tenth bit of the output from summing circuit 32 becomes a "1" and overflow/underflow detector 34 detects an underflow when the eleventh bit of the output from summing circuit 32 becomes a "1". When an overflow condition is detected, the nine data bits of the output from summing circuit 32 become "1"s and when an underflow condition is detected (i.e., a negative value), the nine data bits of the
- 30 output from summing circuit 32 become "0"s. Although the data in the signals is destroyed when an overflow condition or an underflow condition is detected, because this occurs so infrequently, there is no meaningful adverse effect on the overall transmission of data.

- Figure 2 shows the noise level data directly truncated to six bits.
- 35 The noise level at 5MHZ is much higher than the 5MHZ ACLR specification.

Figure 3 shows the noise level of data truncated to six bits by a bandpass delta sigma truncator constructed in accordance with the present invention. The noise level at 5MHZ is bottoms at approximately the 5MHZ ACLR

specification with a shift in the noise level to higher frequencies at which the noise can be removed by filters.

Although illustrated and described herein with reference to an exemplary embodiment, the present invention, nevertheless, is not intended to
5 be limited to the details shown and described. Rather, various modifications may be made to the exemplary embodiment within the scope and range of equivalents of the claims without departing from the invention.

What is Claimed:

- 1 1. A bandpass delta sigma truncator comprising:
 - 2 Input means for receiving a series of first multi-bit digital signals
 - 3 each having:
 - 4 (a) a number of data bits, and
 - 5 (b) a first number of sign bits;
 - 6 sign extending means for sign extending each of the first multi-bit
 - 7 digital signals to a second multi-bit digital signal having:
 - 8 (a) the same number of data bits as the number of data bits in
 - 9 the first multi-bit digital signals, and
 - 10 (b) a second number of sign bits;
 - 11 output means for supplying from a series of third multi-bit digital
 - 12 signals each individually associated with one of the second multi-bit digital signals
 - 13 and each having the same number of data bits as in an associated second multi-
 - 14 bit digital signal:
 - 15 (a) a series of fourth multi-bit digital signals each having a
 - 16 selected number of the most significant data bits of the third
 - 17 multi-bit digital signals, and
 - 18 (b) a series of fifth multi-bit digital signals each having the
 - 19 remaining number of the least significant data bits of the
 - 20 third multi-bit digital signals;
 - 21 means for:
 - 22 (a) delaying by a period of time equal to the time between
 - 23 successive first multi-bit digital signals each of the fifth
 - 24 multi-bit digital signals, and
 - 25 (b) delaying by a period of time equal to twice the time between
 - 26 successive first multi-bit digital signals each of the fifth
 - 27 multi-bit digital signals and inverting the fifth multi-bit
 - 28 digital signals that have been delayed by a period of time
 - 29 equal to twice the time between successive first multi-bit
 - 30 digital signals;
 - 31 means for multiplying by a multiplier number related to the ratio of
 - 32 a selected frequency to the frequency of the first multi-bit digital signals each of
 - 33 the fifth multi-bit digital signals delayed by a period of time equal to the time
 - 34 between successive first multi-bit digital signals and developing a series of sixth

35 multi-bit digital signals having a number of data bits that is the product of the
 36 multiplier number and the number of data bits in the fifth multi-bit digital signals;
 37 and

38 summing means for adding to each second multi-bit digital signal:

39 (a) a fifth multi-bit digital signal that has been delayed by a
 40 period of time equal to twice the time between successive
 41 first multi-bit digital signals and inverted, and

42 (b) a sixth multi-bit digital signal

43 to develop the series of third multi-bit digital signals.

1 2. A bandpass delta sigma truncator according to claim 1

2 wherein:

3 (a) each first multi-bit digital signal is a ten bit digital signal
 4 having nine data bits and one sign bit,

5 (b) each second multi-bit digital signal is an eleven bit digital
 6 signal having nine data bits and two sign bits,

7 (c) each third multi-bit digital signal is a nine bit digital signal
 8 having nine data bits,

9 (d) each fourth multi-bit digital signal is a six bit digital signal
 10 having six data bits,

11 (e) each fifth multi-bit digital signal is a three bit digital signal
 12 having three data bits,

13 (f) each sixth multi-bit digital signal is a four bit digital signal
 14 having four data bits,

15 (g) the multiplier number is 1.75,

16 (h) the selected frequency is 5MHZ, and

17 (i) the frequency of the first multi-bit digital signals is 30MHZ.

1 3. A bandpass delta sigma truncator according to claim 1

2 further including means between said summing means and said output means for
 3 determining whether the value of any third multi-bit digital signal is one of:

4 (a) greater than a first value, and

5 (b) less than a second value.

1 4. A bandpass delta sigma truncator according to claim 2

2 further including means between said summing means and said output means for
 3 determining whether the value of any third multi-bit digital signal is one of:

4 (a) greater than a first value, and

5 (b) less than a second value.

1 5. A bandpass delta sigma truncator according to claim 2
2 wherein said means for delaying and inverting the fifth multi-bit digital signals
3 include:

- 4 (a) a digital delay circuit for delaying by a period of time equal
5 to the time between successive first multi-bit digital signals
6 each of the fifth multi-bit digital signals, and
7 (b) a digital delay and Inverter circuit for:
8 (1) additionally delaying by a period of time equal to the
9 time between successive first multi-bit digital signals
10 each of the fifth multi-bit digital signals delayed by
11 said digital delay circuit, and
12 (2) inverting the additionally delayed fifth multi-bit
13 digital signals.

1 6. A bandpass delta sigma truncator according to claim 4
2 wherein said means for delaying and inverting the fifth multi-bit digital signals
3 include:

- 4 (a) a digital delay circuit for delaying by a period of time equal
5 to the time between successive first multi-bit digital signals
6 each of the fifth multi-bit digital signals, and
7 (b) a digital delay and Inverter circuit for:
8 (1) additionally delaying by a period of time equal to the
9 time between successive first multi-bit digital signals
10 each of the fifth multi-bit digital signals delayed by
11 said digital delay circuit, and
12 (2) inverting the additionally delayed fifth multi-bit
13 digital signals.

1 7. A method for truncating a multi-bit digital signal comprising
2 the steps of:

3 providing a series of first multi-bit digital signals each having:

- 4 (a) a number of data bits, and
5 (b) a first number of sign bits;
6 sign extending each of the first multi-bit digital signals to a second
7 multi-bit digital signal having:
8 (a) the same number of data bits as the number of data bits in
9 the first multi-bit digital signals, and
10 (b) a second number of sign bits;

11 adding to each second multi-bit digital signal to develop a series of
12 third multi-bit digital signals each individually associated with one of the second
13 multi-bit digital signals and each having the same number of data bits as in an
14 associated second multi-bit digital signal:

15 (a) a multi-bit digital signal that has been:

- 16 (1) developed from a selected number of the least
17 significant bits of the third multi-bit digital signals,
18 and
19 (2) delayed by a period of time equal to twice the time
20 between successive first multi-bit digital signals and
21 inverted, and

22 (b) a multi-bit digital signal that has been:

- 23 (1) developed from the selected number of the least
24 significant bits of the third multi-bit digital signals,
25 and
26 (2) delayed by a period of time equal to the time
27 between successive first multi-bit digital signals and
28 multiplied by a multiplier number related to the ratio
29 of a selected frequency to the frequency of the first
30 multi-bit digital signals; and.

31 developing from the third multi-bit digital signals a series of fourth
32 digital signals each having a selected number of the most significant data bits of
33 the third multi-bit digital signals.

1 8. A method for truncating a multi-bit digital signal according
2 to claim 7 wherein:

- 3 (a) each first multi-bit digital signal is a ten bit digital signal
4 having nine data bits and one sign bit,
5 (b) each second multi-bit digital signal is an eleven bit digital
6 signal having nine data bits and two sign bits,
7 (c) each third multi-bit digital signal is a nine bit digital signal
8 having nine data bits,
9 (d) each fourth multi-bit digital signal is a six bit digital signal
10 having six data bits,
11 (e) each multi-bit digital signal that has been delayed by a
12 period of time equal to twice the time between successive

- 13 first multi-bit digital signals and inverted is a three bit digital
14 signal having three data bits,
15 (f) each multi-bit digital signal delayed by a period of time
16 equal to the time between successive first multi-bit digital
17 signals and multiplied by a multiplier number related to the
18 ratio of a selected frequency to the frequency of the first
19 multi-bit digital signals is a four bit digital signal having four
20 data bits,
21 (g) the multiplier number is 1.75,
22 (h) the selected frequency is 5MHZ, and
23 (i) the frequency of the first multi-bit digital signals is 30MHZ.

1 9. A method for truncating a multi-bit digital signal according
2 to claim 7 further including the step of determining whether the value of any third
3 multi-bit digital signal is one of:

- 4 (a) greater than a first value, and
5 (b) less than a second value.

1 10. A method for truncating a multi-bit digital signal according
2 to claim 8 further including the step of determining whether the value of any third
3 multi-bit digital signal is one of:

- 4 (a) greater than a first value, and
5 (b) less than a second value.

1/2




FIG. 1

2/2




FIG. 2




FIG. 3

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US02/41396

A. CLASSIFICATION OF SUBJECT MATTER

IPC(7) : H04B 1/10; H03B 21/00; H03H 7/30
US CL : 375/232, 233, 350; 331/18; 341/144

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
U.S. : 375/232, 233, 350; 331/18; 341/144

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
USPAT, US-PGPUB, EPO, JPO, DERWENT

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--|-----------------------|
| Y | US 2002/0012411 A1 (HEINZL et al.) 31 January 2002 (31.12.2002), Figs. 12-13; paragraphs 0124-0125, 0136 | 1-10 |
| Y | US 5,910,960 A (CLAYDON et al.) 08 June 1999 (08.06.1999), col. 11, lines 20-30, col. 23, lines 31-63. | 1-10 |
| Y | US 2002/0008588 A1 (KHAN) 24 January 2002 (21.01.2002), Fig. 6, paragraphs 0045-0046, 0048-0049. | 1-10 |
| Y | US 6,249,238 B1 (STEINLECHNER) 19 June 2001 (19.06.2001), col. 6, lines 16-37 | 1-10 |
| Y | US 5,581,253 A (BROWN) 03 December 1996 (03.12.1996), col. 1, lines 5-30, 42-52, col. 9, lines 46-67. | 1-10 |
| Y | US 6,389,069 B1 (MATHE) 14 May 2002 (14.05.2002), col. 1, lines 5-30, 42-52, col. 9, lines 46-67. | 1-10 |

☐ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

| | | | |
|---|--|--|--|
| * Special categories of cited documents: | | "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention | |
| "A" document defining the general state of the art which is not considered to be of particular relevance | | "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone | |
| "B" earlier application or patent published on or after the international filing date | | "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art | |
| "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) | | "&" document member of the same patent family | |
| "O" document referring to an oral disclosure, use, exhibition or other means | | | |
| "P" document published prior to the international filing date but later than the priority date claimed | | | |

Date of the actual completion of the international search

15 April 2003 (15.04.2003)

Date of mailing of the international search report

09 MAY 2003

Name and mailing address of the ISA/US

Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. (703)305-3230

Authorized officer

Stephen Chin

Telephone No. 703-305-4750